

FIG. 2a 201

FIG. 2b





FIG. 2c Co 201 - c_o ⊕ c * LFSR 202 FF SEED MEMORY C_{*} 214 C * 223 FF C_{*} 220 ⊕ C * 203 FF -C₆₃⊕C * 221 -ECSR ECo 222 CODE MEMORY

١






FIG. 3a






FIG. 3b









FIG. 5b







FIG. 6






FIG. 8a




FIG. 8b









FIG. 8c
















FIG. 13








FIG. 16








FIG. 17



F1G, 18











FIG. 22







FIG. 24






FIG. 26




FIG. 27





FIG. 28






FIG. 31





FIG. 32






FIG. 34




FIG. 35




FIG. 37




FIG. 36A






FIG. 36B








FIG. 41A **START** Base station transmits 3200 a pilot code while searching for the short code Subscriber unit aquires the pilot code transmitted from 3202 the base station Subscriber unit starts transmitting a short code starting at a minimum power level Po, which is guaranteed to be less than the required power, 3204 and quickly increases transmission power The received power level at the base station reaches the minimum level 3206 needed for detection of the short code Base station acquires the correct phase of the short code, transmits an indication of this detection, and begins 3208 searching for the access code Upon receiving the detection indication, the subscriber unit ceases transmitting 3210 the short code and starts transmitting an access code. The subscriber unit initiates a slow ramp - up of transmit power while sending the access code

FIG. 41B



Base station searches for the correct phase of the acces code by searching only one phase out of each short code length portion of the access code

3212

If the base station searches the phases of the access code up to the maximum round trip delay and has not detected the correct phase, repeat search by searching every phase

3214

Upon detection of the correct phase of the access code by the base station, the base station sends an acknowledgement to the subscriber unit

3216

Reception of the acknowledgment by the subscriber unit concludes the ramp - up process. A closed loop power control is established, and the subscriber unit continues the call setup process by sending related call setup messages

3218

FIG. 42 PRIOR ART




FIG. 43 (PRIOR ART)

Mean Cell Sweep Time, FSU @ 20 KM




FIG.44




FIG. 45





FIG. 46









FIG. 48



su, SU₇ SU₂' 4175 SU₂ SU₁ SU_2 FIG. 49 su₆ SU₃ su₆ ' SU5 SU₃' SU₄ SU₅' SU₄'




FIG. 51






FIG. 52










FIG. 55 PRIOR ART


Comments	controller-type applications original IBM PC & compatibles accepts PC/XT cards enhanced PC/AT; auto-configure IBM PS/2; auto-configure LSI-11, µVAX-I,II;daisy-chained IACK Intel; SUN-I and others data acqusition & control bus VAX 780, 8600 series; parity parity; 40MB/s for blk xfer, 20M otherwise Macintosh II adds 1 dedicated INT per slot; "adaisy-chained IACK; SUN-3 communication across many crates
Connector b	H SESSESSESSESSESSESSESSESSESSESSESSESSES
Drivers	
IRQ Lines a	-R011487488V 8
Sync/Async	0
Multimaster?	110
MUXed data/adr?	
Address Address width	16 20,24 20,24,32 24,(32) 22 20,24 9 9 32 16,32 16,32
Data width	8 8,16,32 8,16,32 8,16,(32) 16,24,32 8,16,24,32 8,16,24,32 8,16,32
RAW bandwidth (Mbyte/s)	1.2 2.3 3.3 3.3 3.3 4.0 1.2 1.2 1.2 1.2 1.2 1.2 1.3 1.3 1.3 1.3 1.3 1.3 1.3 1.3 1.3 1.3
S S S	STD bus PC:XT PC:XT EISA MicroChannel Q - 5us Multibus I CAMAC VAX BI Multibus II NuBus VM:E Futurebus Fastbus

(a) E-edge-sensitive; L-LAM ("look at me"); M-"int" via bus mastership; P-programmable edge-or level-sensitive interrupts.
(b) CE-card-edge; DIN-2-part "Eurocard" 96-pin connector; H-high density 2-part conn. (c) almost. (d) National Semi special.

FIG. 56










25/2/2/2/2/2 N. C. 5026 D 6 LOAD/RETRANSMIT FULL EMPTY **EXPANSION/H-FUL** FIFO1KX9_25 3|28|29 314 വ RECEIVE FIFO JFRX RI $6\overline{23}_{N.C.}$ 5024 4 EXPANSION/H-FULL FIFO1KX9_25 FULL EMPTY TRANSMIT FIFO FTX_DJ83 သူတ ≖∯ۼؚ α 5030


FIG. 57C


B_DAT(31:0)














FIG. 62




FIG. 63




FIG. 64




FIG. 65




FIG. 66





FIG. 67







FIG. 69 PRIOR ART









FIG. 71













FIG. 75A










FIG. 78




FIG. 79A

